

IESS 2007 - Final Program

(last update: 05/22/07)

Download as printer-friendly PDF: [IESS2007_Program.pdf](#)
 Flyer version: [IESS2007_Flyer.pdf](#)

(a) Schedule

Time	Wednesday May 30, 2007	Thursday May 31, 2007	Friday June 1, 2007
7:30 AM - 8:30 AM	Breakfast		
8:30 AM - 9:45 AM	Session 1	Session 5	Session 9
	Opening	Opening	Opening
	Keynote 1	Keynote 2	Panel
9:45 AM - 10:00 AM	Coffee Break		
10:00 AM - 12:00 PM	Session 2	Session 6	Session 10
	Validation and Verification	Specification and Partitioning	Network on Chip
12:00 PM - 1:00 PM	Lunch Break		
1:00 PM - 3:10 PM	Session 3	Session 7	Session 11
	Automotive Applications	Tutorial 1 Design Methodologies	Tutorial 2 Medical Applications
3:10 PM - 3:30 PM	Coffee Break		
3:30 PM - 5:30 PM	Session 4	Session 8	Session 12
	Hardware Synthesis	Embedded Software	Distributed and Network Systems
5:30 PM - 6:00 PM			
6:00 PM - 10:00 PM	IFIP WG10.2 Meeting	Social Event	

Questions? [Contact the Program Chair Rainer Dömer \(doemer@uci.edu\)](#)

(b) Sessions

Wednesday, May 30, 2007

8:30 AM - 9:45 AM	Session 1: Opening Chair: Achim Rettberg (University of Paderborn, Germany)	
8:30 AM - 8:45 AM	1.1	Welcome to IESS 2007 <u>Achim Rettberg</u> *, Mauro Zanella**, Franz Rammig*, Rainer Dömer***, Andreas Gerstlauer*** *University of Paderborn, Germany, **ZF Lemförder GmbH, Germany, ***University of California, Irvine
8:45 AM - 9:45 AM	1.2	Where is System-Level Synthesis? <u>Daniel D. Gajski</u> University of California, Irvine Keynote

10:00 AM - 12:00 PM	Session 2: Validation and Verification Chair: Samar Abdi (University of California, Irvine)	
10:00 AM - 10:30 AM	2.1	Requirements and Concepts for Transaction Level Assertion Refinement <u>Wolfgang Ecker</u> , Volkan Esen, Thomas Steininger, Michael Velten Infineon Technologies AG, Germany Best Paper Nominee
10:30 AM - 11:00 AM	2.2	Using a Runtime Measurement Device with Measurement-Based WCET Analysis <u>Bernhard Rieder</u> , Ingomar Wenzel, Klaus Steinhammer, Peter Puschner Technical University of Wien, Austria
11:00 AM - 11:20 AM	2.3	Implementing Real-Time Algorithms by using the AAA Prototyping Methodology (s) <u>Pierre Niang</u> , <u>Thierry Grandpierre</u> , Mohamed Akil ESIEE Paris, France
11:20 AM - 11:40 AM	2.4	Run-Time efficient Feasibility Analysis of Uni-Processor Systems with Static Priorities (s) <u>Karsten Albers</u> , Frank Bodmann, Frank Slomka University of Ulm, Germany
11:40 AM - 12:00 PM	2.5	Approach for Formal Verification of a Bit-serial Pipelined Architecture (c) <u>Henning Zabel</u> , Achim Rettberg, <u>Alexander Krupp</u> University of Paderborn, Germany

1:00 PM - 2:50 PM	Session 3: Automotive Applications Chair: Mauro Zanella (ZF Lemförder GmbH, Germany)	
1:00 PM - 1:30 PM	3.1	Automotive System Optimization using Sensitivity Analysis <u>Razvan Racu</u> , Arne Hamann, Rolf Ernst Technical University of Braunschweig, Germany Best Paper Nominee
1:30 PM - 2:00 PM	3.2	Towards a Dynamically Reconfigurable Automotive Control System Architecture <u>R. Anthony</u> *, A. Rettberg**, D. Chen***, I. Jahnich**, G. de Boer****, C. Ekelin***** (presenter: <u>T. Qureshi</u> ***) *U. of Greenwich, England, **U. of Paderborn, Germany, ***Royal Inst. of Tech., Sweden, ****Bosch, Germany, *****Volvo, Sweden
2:00 PM - 2:30 PM	3.3	An OSEK/VDX-based Multi-JVM for Automotive Appliances <u>Christian Wawersich</u> , <u>Michael Stilkerich</u> , Wolfgang Schröder-Preikschat University of Erlangen-Nuremberg, Germany
2:30 PM - 2:50 PM	3.4	Towards Dynamic Load Balancing for Distributed Embedded Automotive Systems (s) <u>Isabell Jahnich</u> , <u>Achim Rettberg</u> University of Paderborn, Germany

3:30 PM - 5:30 PM	Session 4: Hardware Synthesis Chair: Luigi Carro (Federal University of Rio Grande do Sul, Brazil)	
3:30 PM - 4:00 PM	4.1	Automatic Data Path Generation from C code for Custom Processors <u>Jelena Trajkovic</u> , Daniel Gajski University of California, Irvine Best Paper Nominee
4:00 PM - 4:30 PM	4.2	Interconnect-aware Pipeline Synthesis for Array based Reconfigurable Architectures <u>Shanghua Gao</u> , Kenshu Seto, Satoshi Komatsu, Masahiro Fujita University of Tokyo, Japan
4:30 PM - 4:50 PM	4.3	An Interactive Design Environment for C-based High-Level Synthesis (s) <u>Dongwan Shin</u> , Andreas Gerstlauer, Rainer Dömer, Daniel D. Gajski University of California, Irvine
4:50 PM - 5:10 PM	4.4	Integrated Coupling and Clock Frequency Assignment of Accelerators During Hardware/Software Partitioning (s) <u>Scott Sirowy</u> , Frank Vahid University of California, Riverside
5:10 PM - 5:30 PM	4.5	Embedded Vertex Shader in FPGA (c) <u>Lars Middendorf</u> , Felix Mühlbauer, Georg Umlauf, Christophe Bobda (presenter: <u>Klaus Drechsler</u>) University of Kaiserslautern, Germany

Thursday, May 31, 2007

8:30 AM - 9:45 AM		Session 5: Opening Chair: Rainer Dömer (University of California, Irvine)
8:30 AM - 8:45 AM	5.1	Best Paper Awards <i>Rainer Dömer*</i> , <i>Mike Olivarez**</i> , <i>Flavio Wagner***</i> , <i>Hermann Kopetz****</i> *Univ. of California, Irvine, **Freescale Semiconductor, ***Fed. University of Rio Grande do Sul, ****Vienna University of Technology
8:45 AM - 9:45 AM	5.2	Fine Granular Configurable RTOS for Ultra-low Resource Devices <i>Franz Rammig</i> University of Paderborn, Germany

10:00 AM - 12:00 PM		Session 6: Specification and Partitioning Chair: Jianwen Zhu (University of Toronto, Canada)
10:00 AM - 10:30 AM	6.1	A Hybrid Approach for System-Level Design Evaluation <i>Alexander Viehl*</i> , <i>Markus Schwarz*</i> , <i>Oliver Bringmann*</i> , <i>Wolfgang Rosenstiel**</i> *FZI Forschungszentrum Informatik, Germany, **University of Tübingen, Germany
10:30 AM - 11:00 AM	6.2	Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs <i>Fabrizio Ferrandi</i> , <i>Luca Fossati</i> , <i>Marco Lattuada</i> , <i>Gianluca Palermo</i> , <i>Donatella Sciuto</i> , <i>Antonino Tumeo</i> Politecnico di Milano, Italy
11:00 AM - 11:30 AM	6.3	An Interactive Model Re-Coder for Efficient SoC Specification <i>Pramod Chandraiah</i> , <i>Rainer Dömer</i> University of California, Irvine
11:30 AM - 12:00 PM	6.4	Constrained and Unconstrained Hardware-Software Partitioning using Particle Swarm Optimization Technique <i>M. B. Abdelhalim</i> , <i>A. E. Salama</i> , <i>S. E.-D. Habib</i> Cairo University, Egypt

1:00 PM - 3:10 PM		Session 7: Design Methodologies Chair: Andreas Gerstlauer (University of California, Irvine)
1:00 PM - 2:30 PM	7.1	Embedded SW Design Space Exploration and Automation using UML-Based Tools <i>Flavio R. Wagner</i> , <i>Luigi Carro</i> Federal University of Rio Grande do Sul, Brazil
2:30 PM - 2:50 PM	7.2	Using Aspect-Oriented Concepts in the Requirements Analysis of Distributed Real-Time Embedded Systems (s) <i>Edison P. Freitas*</i> , <i>Marco A. Wehrmeister**</i> , <i>Carlos E. Pereira*</i> , <i>Flavio R. Wagner*</i> , <i>Elias T. Silva Jr*</i> , <i>Fabiano C. Carvalho*</i> *Universidade Federal do Rio Grande do Sul, Brazil, **University of Paderborn, Germany
2:50 PM - 3:10 PM	7.3	Smart Speed TechnologyTM (c) <i>Mike Olivarez</i> , <i>Brian Beasley</i> Freescale Semiconductor, USA

3:30 PM - 5:30 PM		Session 8: Embedded Software Chair: Flavio R. Wagner (Federal University of Rio Grande do Sul, Brazil)
3:30 PM - 4:00 PM	8.1	Power Optimization for Embedded System Idle Time in the Presence of Periodic Interrupt Services <i>Gang Zeng</i> , <i>Hiroyuki Tomiyama</i> , <i>Hiroaki Takada</i> Nagoya University, Japan
4:00 PM - 4:30 PM	8.2	Reducing the Code Size of Retimed Software Loops under Timing and Resource Constraints <i>Noureddine Chabini*</i> , <i>Wayne Wolf**</i> *Royal Military College of Canada, **Princeton University
4:30 PM - 4:50 PM	8.3	Identification and Removal of Program Slice Criteria for Code Size Reduction in Embedded Systems (s) <i>Mark Panahi</i> , <i>Trevor Harmon</i> , <i>Juan A. Colmenares</i> , <i>Shruti Gorappa</i> , <i>Raymond Klefstad</i> University of California, Irvine
4:50 PM - 5:10 PM	8.4	Configurable Hybridkernel for Embedded Real-Time Systems (s) <i>Timo Kerstan</i> , <i>Simon Oberthür</i> University of Paderborn, Germany
5:10 PM - 5:30 PM	8.5	Embedded Software Development in a System-Level Design Flow (c) <i>Gunar Schirmer</i> , <i>Gautam Sachdeva</i> , <i>Andreas Gerstlauer</i> , <i>Rainer Dömer</i> University of California, Irvine

Friday, June 01, 2007

8:30 AM - 9:45 AM		Session 9: Opening
		Chair: Franz Rammig (University of Paderborn, Germany)
8:30 AM - 8:45 AM	9.1	Announcement of IESS 2009 <u>Franz Rammig</u> University of Paderborn, Germany
8:45 AM - 9:45 AM	9.2	Modeling of Software-Hardware Complexes <u>K.H. (Kane) Kim</u> *, <u>Wayne Wolf</u> **, <u>Nikil Dutt</u> *, <u>Hermann Kopetz</u> ***, <u>Franz J. Rammig</u> **** *University of California, Irvine, **Princeton University, ***Vienna University of Technology, ****University of Paderborn
Panel		
10:00 AM - 12:00 PM		Session 10: Network on Chip
		Chair: Hiroyuki Tomiyama (Nagoya University, Japan)
10:00 AM - 10:30 AM	10.1	Data Reuse Driven Memory and Network-On-Chip Co-Synthesis <u>Ilya Issenin</u> , <u>Nikil Dutt</u> University of California, Irvine
10:30 AM - 11:00 AM	10.2	Efficient and Extensible Transaction Level Modeling Based on an Object Oriented Model of Bus Transactions <u>Rauf Salimi Khaligh</u> , <u>Martin Radetzki</u> University of Stuttgart, Germany
11:00 AM - 11:30 AM	10.3	Hardware Implementation of the Time-Triggered Ethernet Controller <u>Klaus Steinhammer</u> , <u>Astrit Ademaj</u> Vienna University of Technology, Austria
11:30 AM - 12:00 PM	10.4	Error Containment in the Time-Triggered System-On-a-Chip Architecture <u>R. Obermaisser</u> , <u>H. Kopetz</u> , <u>C. El Salloum</u> , <u>B. Huber</u> Vienna University of Technology, Austria
1:00 PM - 3:10 PM		Session 11: Medical Applications
		Chair: Mike Olivarez (Freescale Semiconductor, USA)
1:00 PM - 2:30 PM	11.1	Medical Embedded Systems <u>Roozbeh Jafari</u> *, <u>Soheil Ghiasi</u> **, <u>Majid Sarrafzadeh</u> *** *University of Texas at Dallas, **University of California, Davis, ***University of California, Los Angeles
2:30 PM - 2:50 PM	11.2	Generic Architecture Designed for Biomedical Embedded Systems (s) <u>L. Sousa</u> , <u>M. Piedade</u> , <u>J. Germano</u> , <u>T. Almeida</u> , <u>P. Lopes</u> , <u>F. Cardoso</u> , <u>P. Freitas</u> Technical University of Lisbon, Portugal
2:50 PM - 3:10 PM	11.3	A Small High Performance Microprocessor Core Sirius for Embedded Low Power Designs, Demonstrated in a Medical M (c) <u>Dirk Jansen</u> , <u>Nidal Fawaz</u> , <u>Daniel Bau</u> , <u>Marc Durrenberger</u> University of Applied Sciences, Offenburg, Germany
3:30 PM - 5:10 PM		Session 12: Distributed and Network Systems
		Chair: Carlos E. Pereira (Federal University of Rio Grande do Sul, Brazil)
3:30 PM - 4:00 PM	12.1	Utilizing Reconfigurable Hardware to optimize Workflows in Networked Nodes <u>Dominik Murr</u> *, <u>Felix Mühlbauer</u> **, <u>Falko Dressler</u> **, <u>Christophe Bobda</u> * (presenter: <u>Klaus Drechsler</u> *) *Kaiserslautern University of Technology, Germany, **University of Erlangen-Nuremberg, Germany
4:00 PM - 4:30 PM	12.2	Dynamic Software Update of Resource-Constrained Distributed Embedded Systems <u>Meik Felser</u> , <u>Rüdiger Kapitza</u> , <u>Jürgen Kleinöder</u> , <u>Wolfgang Schröder-Preikschat</u> University of Erlangen-Nuremberg, Germany
4:30 PM - 4:50 PM	12.3	Configurable Medium Access Control for Wireless Sensor Networks (s) <u>Lucas F. Wanner</u> , <u>Augusto B. de Oliveira</u> , <u>Antônio A. Fröhlich</u> Federal University of Santa Catarina, Brazil
4:50 PM - 5:10 PM	12.4	Integrating Wireless Sensor Networks and the Grid through POP-C++ (c) <u>Augusto B. de Oliveira</u> *, <u>Lucas F. Wanner</u> *, <u>Pierre Kuonen</u> **, <u>Antônio A. Fröhlich</u> * *Federal University of Santa Catarina, Brazil, **University of Applied Sciences of Fribourg, Switzerland

Legend: (s) = Short paper
(c) = Case study
underlined = Speaker

Questions? [Contact the Program Chair Rainer Dömer \(doemer@uci.edu\)](mailto:doemer@uci.edu)

(last update: 05/22/07)

(c) Program Highlights

Keynote Addresses

Wednesday, May 30, 2007 8:45 AM - 9:45 AM	Where is System-Level Synthesis? <u><i>Daniel D. Gajski</i></u> University of California, Irvine
Abstract:	<p>With complexities of multi-core Systems-on-Chip (SOCs) rising almost daily, the design community has been searching for a new methodology that can handle given complexities with increased productivity and decreased time-to-market. The obvious solution that comes to mind is increasing levels of abstraction, or in other words, increasing the size of the basic building blocks. However, it is not clear what these basic blocks should be and what should be the strategy for composing a system design out of these basic blocks. To make things more difficult, the difference between software and hardware is becoming indistinguishable which, in turn, requires sizable change in the industrial and academic infrastructure.</p> <p>In order to find the solution, we will look first at the system gap between SW and HW designs and derive requirements for the system design flow that includes software as well as hardware. In order to enable new tools for model generation, simulation, synthesis and verification, the design flow has to be supported by well defined abstraction levels, model semantics and transformations that correspond to design decisions made by designers. In order to satisfy those requirements we need some formalization of the design process. For this purpose, we will introduce the concept of model algebra that can serve as an enabler for the new strategy in system design and, consequently, system industry. Furthermore, we will demonstrate our approach on MP3 design and show increased simplicity and huge productivity gains for complex systems. We will explain the benefits and finish with a prediction and a roadmap toward the final goal of increasing productivity by several orders of magnitude while reducing expertise level needed for design of billion-transistor systems to the basic principles of design science only.</p>

Thursday, May 31, 2007 8:45 AM - 9:45 AM	Fine Granular Configurable RTOS for Ultra-low Resource Devices <u><i>Franz Rammig</i></u> University of Paderborn, Germany
Abstract:	<p>When designing a kernel for an operating system the developer has to choose between an microkernel or monolithic kernel approach. Bases for the decision is mostly the tradeoff between security and performance. Depending on application demands and on the available hardware a microkernel or a monolithic kernel approach or something between is desired. In this paper we present a hybrid kernel for embedded real-time systems which can be configured to the application demands in an easy way. To realize the hybrid kernel we present a technique to guarantee memory access in $O(1)$ with virtual memory. With our approach the same codebase can be used for system services to be placed either in userspace or in kernelspace.</p>

Panel Discussion

Friday, June 01, 2007 8:45 AM - 9:45 AM	Modeling of Software-Hardware Complexes <u><i>K.H. (Kane) Kim</i></u> University of California, Irvine
Abstract:	<p>Various issues related to modeling of software-hardware complexes, including the following, will be addressed.</p> <p>Are those currently available modeling approaches insufficient for use in systematic design and optimization of embedded software and hardware systems?</p> <p>Are there potential synergies between software modeling and hardware modeling approaches?</p> <p>What are the possibilities of and obstacles in combining some software modeling approaches and some hardware modeling approaches?</p> <p>What are the kinds of things that software-modeling experts wish to learn from the work on hardware modeling?</p>
Panelists:	<p><u><i>Nikil Dutt</i></u>, University of California, Irvine <u><i>Hermann Kopetz</i></u>, Vienna University of Technology, Austria <u><i>Franz Rammig</i></u>, University of Paderborn, Germany <u><i>Wayne Wolf</i></u>, Princeton University <u><i>Kane Kim</i></u>, University of California, Irvine</p>

Tutorials

Thursday, May 31, 2007 1:00 PM - 2:30 PM	Embedded SW Design Space Exploration and Automation using UML-Based Tools <u>Flavio R. Wagner</u> , <u>Luigi Carro</u> Federal University of Rio Grande do Sul, Brazil
Abstract:	This tutorial discusses design space exploration and software automation based on an UML front-end. First, we review software automation tools targeted at the embedded systems domain. Following, we present an approach for the estimation of memory, performance, and energy of a given application modeled from an initial UML specification. We proceed with an analysis of the possibilities of linking different modeling environments for software generation (Simulink and UML, for example). Finally, we show the possibilities of using other specification languages to obtain more abstraction and allow design space exploration together with software automation.

Friday, June 01, 2007 1:00 PM - 2:30 PM	Medical Embedded Systems <u>Roozbeh Jafari</u> *, <u>Soheil Ghiasi</u> **, <u>Majid Sarrafzadeh</u> *** *University of Texas at Dallas, **University of California, Davis, ***University of California, Los Angeles
Abstract:	Light-weight embedded systems for medical monitoring are often referred to low-profile, small size, unobtrusive and potable processing elements with limited power resources. Such systems typically incorporate sensing, processing and communications and are often manufactured to be simple and cost-effective. Being low profile and wearable immediately implies the limitations in computational capabilities, memory (storage), speed and I/O interfaces. In this tutorial, we portray a brief description of low-power and light-weight embedded systems; present two pilot applications; and illustrate their corresponding design challenges. We specifically discuss the reconfiguration techniques.

Best Paper Awards

Thursday, May 31, 2007 8:30 AM - 8:45 AM	Best Paper Awards <u>Rainer Dömer</u> *, <u>Mike Olivarez</u> **, <u>Flavio Wagner</u> ***, <u>Hermann Kopetz</u> **** *Univ. of California, Irvine, **Freescale Semiconductor, ***Fed. University of Rio Grande do Sul, ****Vienna University of Technology
Committee:	Mike Olivarez (Freescale Semiconductor, USA) Flavio Wagner (Federal University of Rio Grande do Sul, Brazil) Herrmann Kopetz (Vienna University of Technology, Austria)
Nominees:	2.1 Requirements and Concepts for Transaction Level Assertion Refinement <u>Wolfgang Ecker</u> , <u>Volkan Esen</u> , <u>Thomas Steininger</u> , <u>Michael Velten</u> Infineon Technologies AG, Germany 3.1 Automotive System Optimization using Sensitivity Analysis <u>Razvan Racu</u> , <u>Arne Hamann</u> , <u>Rolf Ernst</u> Technical University of Braunschweig, Germany 4.1 Automatic Data Path Generation from C code for Custom Processors <u>Jelena Trajkovic</u> , <u>Daniel Gajski</u> University of California, Irvine
Selection:	The top three papers with the highest overall review score determined in the paper review process by the IESS Program Committee are nominated for the Best Paper Award. These papers are being presented at the first day of the conference. The Best Paper Award Committee, composed of three members of the Program Committee, selects the order among the nominees and thus determines the winner of the Best Paper Award. The selection criteria are based on the quality of the presentation and the technical contribution of the paper. The Best Paper Award will be announced in the opening session at the second day of the conference.

Social Event

Thursday, May 31, 2007 6:00 PM - 10:00 PM	IESS Party Las Brisas Restaurant 361 Cliff Drive Laguna Beach, CA 92651
Location:	The IESS party will be held on the outdoor patio of the Las Brisas restaurant providing seating and standing in a comfortable atmosphere. The restaurant is nestled in a scenic location on top of the cliffs of Laguna Beach, with walking access to the Pacific ocean and beaches. The menu will feature a buffet of items inspired by the cuisine of the Californian and Mexican Rivas.
Admission:	All conference attendees and their guests are invited to attend in order to mingle and exchange with their friends and colleagues in a relaxed environment. Admission to the event will be with ticket only. One ticket is provided as part of each full conference registration. Additional tickets to the event can be purchased for \$80 each.
Transportation:	A shuttle bus will be available to provide transportation of conference attendees and their guests from the conference center and conference hotels to the Las Brisas restaurant and back. The shuttle bus will leave the conference center at approx. 6:00 PM and it will stop at the Atrium and Radisson hotels (approx 6:15-6:30 PM) for pickup before continuing on to the restaurant. On the return, the bus will pickup guests from Las Brisas at 10:00-10:15 PM for dropoff at the hotels or the conference center.

IFIP Meeting

Wednesday, May 30, 2007 6:00 PM - 8:00 PM	IFIP WG10.2 Meeting Balboa Room
(by invitation only)	The Working Group 10.2 (Embedded Systems, chaired by Wayne Wolf) of the International Federation for Information Processing (IFIP), who organizes the IESS Conference, will hold a meeting at the conference site. This meeting is for members and by invitation only.