

## Location

Beckman Conference Center  
National Academies of  
Sciences & Engineering  
Irvine, California, USA

call for participation  
May 30 - June 1, 2007  
Irvine, California, USA  
[www.iess.org](http://www.iess.org)

# '07

## IESS INTERNATIONAL EMBEDDED SYSTEMS SYMPOSIUM

8:30 AM - 9:45 AM	<b>1. Opening</b>	Chair: Achim Rettberg	Wednesday, May 30, 2007
8:30 AM - 8:45 AM		<b>Welcome to IESS 2007</b> Achim Rettberg, Mauro Zanella, Franz Rammig, Rainer Doemer, Andreas Gerstlauer	
8:45 AM - 9:45 AM		<b>Where is System-Level Synthesis?</b> Keynote Daniel D. Gajski	
10:00 AM - 12:00 PM	<b>2. Validation &amp; Verification</b>	Chair: TBD	
10:00 AM - 10:30 AM	<b>2.1</b>	<b>Requirements and Concepts for Transaction Level Assertion Refinement</b> Wolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten	
10:30 AM - 11:00 AM	<b>2.2</b>	<b>Using a Runtime Measurement Device with Measurement-Based WCET Analysis</b> Bernhard Rieder, Ingomar Wenzel, Klaus Steinhammer, Peter Puschner	
11:00 AM - 11:20 AM	<b>2.3 (s)</b>	<b>Implementing Real-Time Algorithms by using the AAA Prototyping Methodology</b> Pierre Niang, Thierry Grandpierre, Mohamed Akil	
11:20 AM - 11:40 AM	<b>2.4 (s)</b>	<b>Run-Time efficient Feasibility Analysis of Uni-Processor Systems with Static Priorities</b> Karsten Albers, Frank Bodmann, Frank Slomka	
11:40 AM - 12:00 PM	<b>2.5 (c)</b>	<b>Approach for a Formal Verification of a Bit-serial Pipelined Architecture</b> Henning Zabel, Achim Rettberg, Alexander Krupp	
1:00 PM - 2:50 PM	<b>3. Automotive Applications</b>	Chair: Mauro Zanella	
1:00 PM - 1:30 PM	<b>3.1</b>	<b>Automotive System Optimization using Sensitivity Analysis</b> Razvan Racu, Arne Hamann, Rolf Ernst	
1:30 PM - 2:00 PM	<b>3.2</b>	<b>Towards a Dynamically Reconfigurable Automotive Control System Architecture</b> Richard Anthony, Achim Rettberg, Dejiu Chen, Isabell Jahnich, Gerrit de Boer, Cecilia Ekelin	
2:00 PM - 2:30 PM	<b>3.3</b>	<b>An OSEK/VDX-based Multi-JVM for Automotive Appliances</b> Christian Wawersich, Michael Stilkerich, Wolfgang Schröder-Preikschat	
2:30 PM - 2:50 PM	<b>3.4 (s)</b>	<b>Towards Dynamic Load Balancing for Distributed Embedded Automotive Systems</b> Isabell Jahnich, Achim Rettberg	
3:30 PM - 5:30 PM	<b>4. Hardware Synthesis</b>	Chair: TBD	
3:30 PM - 4:00 PM	<b>4.1</b>	<b>Automatic Data Path Generation from C code for Custom Processors</b> Jelena Trajkovic, Daniel Gajski	
4:00 PM - 4:30 PM	<b>4.2</b>	<b>Interconnect-aware Pipeline Synthesis for Array based Reconfigurable Architectures</b> Shanghua Gao, Kenshu Seto, Satoshi Komatsu, Masahiro Fujita	
4:30 PM - 4:50 PM	<b>4.3 (s)</b>	<b>An Interactive Design Environment for C-based High-Level Synthesis</b> Dongwan Shin, Andreas Gerstlauer, Rainer Dömer, Daniel D. Gajski	
4:50 PM - 5:10 PM	<b>4.4 (s)</b>	<b>Integrated Coupling and Clock Frequency Assignment of Accelerators During Hardware/Software Partitioning</b> Scott Sirowy, Frank Vahid	
5:10 PM - 5:30 PM	<b>4.5 (c)</b>	<b>Embedded Vertex Shader in FPGA</b> Lars Middendorf, Felix Mühlbauer, Georg Umlauf, Christophe Bobda	

8:30 AM - 9:45 AM	<b>5. Opening</b>	Chair: Rainer Doemer	Thursday, May 31, 2007
8:30 AM - 8:45 AM	<b>Best Paper Awards</b>	Achim Rettberg, Mauro Zanella, Franz Rammig, Rainer Doemer, Andreas Gerstlauer	
8:45 AM - 9:45 AM	<b>Keynote</b>	TBD Franz Rammig	
10:00 AM - 12:00 PM	<b>6. Specification &amp; Partitioning</b>	Chair: TBD	
10:00 AM - 10:30 AM	<b>6.1</b>	<b>A Hybrid Approach for System-Level Design Evaluation</b> Alexander Viehl, Markus Schwarz, Oliver Bringmann, Wolfgang Rosenstiel	
10:30 AM - 11:00 AM	<b>6.2</b>	<b>Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs</b> Fabrizio Ferrandi, Luca Fossati, Marco Lattuada, Gianluca Palermo, Donatella Sciuto, Antonino Tumeo	
11:00 AM - 11:30 AM	<b>6.3</b>	<b>An Interactive Model Re-Coder for Efficient SoC Specification</b> Prمود Chandraiah, Rainer Dömer	
11:30 AM - 12:00 PM	<b>6.4</b>	<b>Constrained and Unconstrained Hardware-Software Partitioning using Particle Swarm Optimization Technique</b> M. B. Abdelhalim, A. E. Salama and S. E.-D. Habib	
1:00 PM - 3:10 PM	<b>7.Design Methodologies</b>	Chair: Andreas Gerstlauer	
1:00 PM - 2:30 PM	<b>7.1</b>	<b>Embedded SW Design Space Exploration and Automation using UML-Based Tools</b> Tutorial Flavio R. Wagner, Luigi Carro	
2:30 PM - 2:50 PM	<b>7.2 (s)</b>	<b>Using Aspect-Oriented Concepts in the Requirements Analysis of Distributed</b> Edison P. Freitas, Marco A. Wehrmeister, Carlos E. Pereira, Flavio R. Wagner, Elias T. Silva Jr, Fabiano C. Carvalho	
2:50 PM - 3:10 PM	<b>7.3 (c)</b>	<b>Smart Speed Technology™</b> Mike Olivarez, Brian Beasley	
3:30 PM - 5:30 PM	<b>8. Embedded Software</b>	Chair: TBD	
3:30 PM - 4:00 PM	<b>8.1</b>	<b>Power Optimization for Embedded System Idle Time in the Presence of Periodic Interrupt Services</b> Gang Zeng, Hiroyuki Tomiyama, Hiroaki Takada	
4:00 PM - 4:30 PM	<b>8.2</b>	<b>Reducing the Code Size of Retimed Software Loops under Timing and Resource Constraints</b> Noureddine Chabini, Wayne Wolf	
4:30 PM - 4:50 PM	<b>8.3 (s)</b>	<b>Identification and Removal of Program Slice Criteria for Code Size Reduction in Embedded Systems Abstract Communication Modeling</b> Mark Panahi, Trevor Harmon, Juan A. Colmenares, Shruti Gorappa, Raymond Klefstad	
4:50 PM - 5:10 PM	<b>8.4 (s)</b>	<b>Configurable Hybridkernel for Embedded Real-Time Systems</b> Timo Kerstan, Simon Oberthür	
5:10 PM - 5:30 PM	<b>8.5 (c)</b>	<b>Embedded Software Development in a System-Level Design Flow</b> Gunar Schirner, Gautam Sachdeva, Andreas Gerstlauer, Rainer Dömer	
8:30 AM - 9:45 AM	<b>9. Opening</b>	Chair: TBD	Friday, Juni 1, 2007
8:30 AM - 8:45 AM		<b>Announcement of IESS 2009</b> Achim Rettberg, Mauro Zanella, Franz Rammig, Rainer Doemer, Andreas Gerstlauer	
8:45 AM - 9:45 AM	<b>Panel</b>	<b>Modeling of Software-Hardware Complexes</b> K.H. (Kane) Kim, Wayne Wolf, Nikil Dutt, Hermann Kopetz, Franz J. Rammig	
10:00 AM - 12:00 PM	<b>10. Network on Chip</b>	Chair: TBD	
10:00 AM - 10:30 AM	<b>10.1</b>	<b>Data Reuse Driven Memory and Network-On-Chip Co-Synthesis</b> Ilya Issenin, Nikil Dutt	
10:30 AM - 11:00 AM	<b>10.2</b>	<b>Efficient and Extensible Transaction Level Modeling Based on an Object Oriented Model of Bus Transactions</b> Rauf Salimi Khaligh, Martin Radetzki	
11:00 AM - 11:30 AM	<b>10.3</b>	<b>Hardware Implementation of the Time-Triggered Ethernet Controller</b> Klaus Steinhammer, Astrit Adem	
11:30 AM - 12:00 PM	<b>10.4</b>	<b>Error Containment in the Time-Triggered System-On-a-Chip Architecture</b> R. Obermaisser, H. Kopetz, C. El Salloum, B. Huber	
1:00 PM - 3:10 PM	<b>11. Medical Applications</b>	Chair: TBD	
1:00 PM - 2:30 PM	<b>11.1 Tutorial</b>	<b>Medical Embedded Systems</b> Roozbeh Jafari, Soheil Ghiasi, Majid Sarrafzadeh	
2:30 PM - 2:50 PM	<b>11.2 (s)</b>	<b>Generic Architecture Designed for Biomedical Embedded Systems</b> L. Sousa, M. Piedade, J. Germano, T. Almeida, P. Lopes, F. Cardoso, P. Freitas	
2:50 PM - 3:10 PM	<b>11.3 (c)</b>	<b>A Small High Performance Microprocessor Core Sirius for Embedded Low Power Designs, Demonstrated in a Medical Mass Application of an Electronic Pill (EPille®)</b> Dirk Jansen, Nidal Fawaz, Daniel Bau, Marc Durrenberger	
3:30 PM - 5:10 PM	<b>12. Distributed and Network Systems</b>	Chair: TBD	
3:30 PM - 4:00 PM	<b>12.1</b>	<b>Reconfigurable Hardware for optimizing Workflows in Networked Nodes</b> Dominik Murr, Felix Mühlbauer, Falko Dressler, Christophe Bobda	
4:00 PM - 4:30 PM	<b>12.2</b>	<b>Dynamic Software Update of Resource-Constrained Distributed Embedded Systems</b> Meik Felser, Rüdiger Kapitza, Jürgen Kleinöder, Wolfgang Schröder-Preikschat	
4:30 PM - 4:50 PM	<b>12.3 (s)</b>	<b>Configurable Medium Access Control for Wireless Sensor Networks</b> Lucas F. Wanner, Augusto B. de Oliveira, Antônio A. Fröhlich	
4:50 PM - 5:10 PM	<b>12.4 (c)</b>	<b>Integrating Wireless Sensor Networks and the Grid through POP-C++</b> Augusto B. de Oliveira, Lucas F. Wanner, Pierre Kuonen, Antônio A. Fröhlich	
<b>Legend: (s) = Short paper (c) = Case study</b>			